In English

Implementation of a real-time computer for space applications

Oscar Siby
Göteborg : Chalmers tekniska högskola, 2014. 37 s.
[Examensarbete på avancerad nivå]

This thesis is a pre-study presenting the challenges involved in constructing an embedded instrument control unit (ICU) and an introduction of the technologies involved. The ICU is to be constructed using an FPGA implementing a GRLIB/Leon 3 soft processor and running a real-time operating system with communication through an ESA Spacewire IP core. The starting point was a Xilinx Virtex-5 Ml507 development card, the GRLIB development library and a choice between various RTOS. A Spacewire core has been attached to the AHB bus of a Leon 3 processor design, tested on-board the Virtex-5 FPGA and verified using Grmon and testing software. From the available RTOSs Rtems was chosen as the best candidate and an Ubuntu host development environment was installed featuring the necessary software and drivers. Software was then compiled for this architecture in order to test, verify and benchmark the complete system. The complete system is working except for a small error in the error handling within the Spacewire core and communication over Spacewire has been established with a loopback cable. The FPGA has plenty of space left after implementation of the Leon 3 design and is a good candidate when this project goes live.

Publikationen registrerades 2014-02-26. Den ändrades senast 2014-02-26

CPL ID: 194175

Detta är en tjänst från Chalmers bibliotek