In English

Interfacing the Xilinx SP601 Spartan 6 development board to the GRLIB IP library

Mattias B Winsten
Göteborg : Chalmers tekniska högskola, 2013. 63 s.
[Examensarbete på avancerad nivå]

This report provides a detailed description of interfacing the developing board "Spartan 6 SP601" with GRLIB's standard IP library. The thesis was carried out at Aeroflex Gaisler at Kungsgatan in Gothenburg. The main part of the thesis consisted of designing a wrapper interfacing the Xilinx Memory Controller Block (MCB) with the Advanced Microcontroller Bus Architecture (AMBA). AMBA is a processor bus architecture developed by ARM for on-chip communication in embedded microcontrollers. GRLIB is a standard IP library (available with GNU General Public License) using AMBA for internal communication. The MCB is a hard circuit within the Xilinx Spartan 6 FPGA that is available through Xilinx's Core Generator software. The MCB is connected to 128MB DDR2 memory provided by Elpida. A board specific template design was created including a Leon 3 processor, AHB controller, IP blocks for reset and clock generation and SPI memory controller, all IP components within GRLIB IP library. During logical simulation a patched SecureIP block from Xilinx was used to simulate the MCB's physical part. The developing language was VHDL (hardware description language), and logical simulation was performed with Modelsim 6.5e. Xilinx ISE developing tools were used for the synthesis and Impact was used downloading the design into the FPGA. Gaisler's GRMON software was used to debug and verify the hardware. Benchmarks and verification was carried out using a set of benchmark programs including Dhrystone and self-developed test software.



Publikationen registrerades 2013-10-09. Den ändrades senast 2013-10-09

CPL ID: 185029

Detta är en tjänst från Chalmers bibliotek