In English

Developing a LEON3 template design for the Altera Cyclone-II DE2 board

Daniel Bengtsson ; Richard Fång
Göteborg : Chalmers tekniska högskola, 2011. 82 s.
[Examensarbete på avancerad nivå]

This Master of Science thesis describes the development of a LEON3 template design for the Altera Cyclone-II DE2 board. A template design is mainly a LEON3 processor system modified to suit a specific board. An existing template design was modified, supporting most of the components on the board. However, the on-board SDRAM circuit has a data bus width of 16-bits and existing SDRAM memory controllers did not support this data bus width. An existing SDRAM memory controller was therefore modified to support memories with a data bus width of 16-bits. Furthermore, no IP core was available for the LCD module on the Altera Cyclone-II DE2 board. An IP core was therefore implemented for this display. A software package, written in C code, was implemented for communicating with the LCD IP core. The purpose of this software package was to give users of the template design an easy way to communicate with the display. The project was carried out at Aeroflex Gaisler AB and all implementations were successfully verified.

Nyckelord: LEON3, FPGA, HD44780, SDRAM, memory controller, LCD module, GRLIB, IP core, VHDL

Publikationen registrerades 2011-10-04. Den ändrades senast 2013-04-04

CPL ID: 146808

Detta är en tjänst från Chalmers bibliotek